ANALOG DEVICES

## FEATURES

16-bit resolution with no missing codes
Throughput: 250 kSPS
INL: $\pm 0.4$ LSB typ, $\pm 1.5$ LSB max ( $\pm 23 \mathrm{ppm}$ of FSR)
Dynamic range: $\mathbf{9 6 . 5 \mathrm { dB }}$
S/(N + D): 95.5 dB @ 20 kHz
THD: -118 dB @ $\mathbf{2 0}$ kHz
True differential analog input range $\pm V_{\text {ref }}$
0 V to $\mathbf{V}_{\text {REF }}$ with $\mathrm{V}_{\text {REF }}$ up to VDD on both inputs

## No pipeline delay

Single-supply 2.3 V to 5.5 V operation with
1.8 V/2.5 V/3 V/5 V logic interface

Serial interface SPI ${ }^{\oplus} /$ QSPI $^{\top m} /$ MICROWIRE $^{T m} / D S P-c o m p a t i b l e$
Daisy-chain multiple ADCs and BUSY indicator
Power dissipation
1.35 mW @ $2.5 \mathrm{~V} / 100 \mathrm{kSPS}, 4 \mathrm{~mW}$ @ $5 \mathrm{~V} / 100 \mathrm{kSPS}$, and $1.4 \mu \mathrm{~W}$ @ $2.5 \mathrm{~V} / 100$ SPS

## Standby current: 1 nA

10-lead MSOP (MSOP-8 size) and
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN ${ }^{1}$ (LFCSP) (SOT-23 size)
Pin-for-pin compatible with AD7685, AD7686, and AD7688
APPLICATIONS
Battery-powered equipment
Data acquisitions
Instrumentation
Medical instruments
Process controls


Figure 1. Integral Nonlinearity vs. Code

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## APPLICATION DIAGRAM



Figure 2.
Table 1. MSOP, QFN ${ }^{1}$ (LFCSP)/SOT-23 16-Bit PulSAR ADC

| Type | $\mathbf{1 0 0}$ kSPS | $\mathbf{2 5 0}$ kSPS | $\mathbf{5 0 0}$ kSPS |
| :--- | :--- | :--- | :--- |
| True Differential | AD7684 | AD7687 | AD7688 |
| Pseudo <br> Differential/Unipolar <br> Unipolar | AD7683 | AD7685 | AD7686 |
|  | AD7680 | AD7694 |  |

## GENERAL DESCRIPTION

The AD7687 is a 16-bit, charge redistribution, successive approximation, analog-to-digital converter (ADC) that operates from a single power supply, VDD, between 2.3 V to 5.5 V. It contains a low power, high speed, 16-bit sampling ADC with no missing codes, an internal conversion clock, and a versatile serial interface port. The part also contains a low noise, wide bandwidth, short aperture delay track-and-hold circuit. On the CNV rising edge, it samples the voltage difference between IN + and IN- pins. The voltages on these pins usually swing in opposite phase between 0 V to REF. The reference voltage, REF, is applied externally and can be set up to the supply voltage.

Its power scales linearly with throughput.
The SPI-compatible serial interface also features the ability, using the SDI input, to daisy-chain several ADCs on a single, 3-wire bus and provides an optional BUSY indicator. It is compatible with $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$, or 5 V logic, using the separate supply VIO.

The AD7687 is housed in a 10 -lead MSOP or a 10 -lead QFN ${ }^{1}$ (LFCSP) with operation specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## AD7687

## TABLE OF CONTENTS

Specifications ..... 3
Timing Specifications ..... 5
Absolute Maximum Ratings .....  7
ESD Caution .....  7
Pin Configurations and Function Descriptions .....  8
Terminology ..... 9
Typical Performance Characteristics ..... 10
Circuit Information ..... 13
Converter Operation ..... 13
Typical Connection Diagram ..... 14
Analog Input ..... 15
Driver Amplifier Choice ..... 16
Single-to-Differential Driver. ..... 16
Voltage Reference Input ..... 16
Power Supply ..... 16
Supplying the ADC from the Reference ..... 17
Digital Interface ..... 17
$\overline{\mathrm{CS}}$ MODE 3-Wire, No BUSY Indicator ..... 18
$\overline{\mathrm{CS}}$ Mode 3-Wire with BUSY Indicator ..... 19
$\overline{\mathrm{CS}}$ Mode 4-Wire, No BUSY Indicator ..... 20
$\overline{\mathrm{CS}}$ Mode 4-Wire with BUSY Indicator ..... 21
Chain Mode, No BUSY Indicator ..... 22
Chain Mode with BUSY Indicator ..... 23
Application Hints ..... 24
Layout ..... 24
Evaluating the AD7687's Performance ..... 24
Outline Dimensions ..... 25
Ordering Guide ..... 26

## REVISION HISTORY

## 4/05-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{VDD}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{VIO}=2.3 \mathrm{~V}$ to $\mathrm{VDD}, \mathrm{V}_{\text {REF }}=\mathrm{VDD}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 16 |  |  | Bits |
| ANALOG INPUT <br> Voltage Range Absolute Input Voltage Common-Mode Input Range Analog Input CMRR Leakage Current at $25^{\circ} \mathrm{C}$ Input Impedance | $\begin{aligned} & \mathrm{IN}+-\mathrm{IN}- \\ & \mathrm{IN}+, \mathrm{IN}- \\ & \mathrm{IN}+, \mathrm{IN}- \\ & \mathrm{fiN}_{\mathrm{I}}=250 \mathrm{kHz} \\ & \text { Acquisition phase } \end{aligned}$ | $\begin{aligned} & -V_{\text {REF }} \\ & -0.1 \\ & 0 \end{aligned}$ | $\begin{aligned} & V_{\text {REF } / 2} \\ & 65 \\ & 1 \\ & \text { ne Anal، } \end{aligned}$ | $\begin{aligned} & +V_{\text {REF }} \\ & V_{\text {REF }}+0.1 \\ & V_{\text {REF }} / 2+0.1 \end{aligned}$ <br> put section | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~dB} \\ & \mathrm{nA} \end{aligned}$ |
| ACCURACY <br> No Missing Codes Differential Linearity Error Integral Linearity Error Transition Noise Gain Error ${ }^{2}, \mathrm{~T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ Gain Error Temperature Drift Offset Error ${ }^{2}$, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> Offset Temperature Drift Power Supply Sensitivity | $\mathrm{REF}=\mathrm{VDD}=5 \mathrm{~V}$ $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{VDD}=2.3 \mathrm{~V} \text { to } 4.5 \mathrm{~V} \end{aligned}$ $\mathrm{VDD}=5 \mathrm{~V} \pm 5 \%$ | 16 -1 $-1.5$ | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \\ & 0.35 \\ & \pm 2 \\ & \pm 0.3 \\ & \pm 0.1 \\ & \pm 0.7 \\ & \pm 0.3 \\ & \pm 0.05 \end{aligned}$ | $\begin{aligned} & +1 \\ & +1.5 \\ & \pm 6 \\ & \pm 1.6 \\ & \pm 3.5 \end{aligned}$ | Bits <br> LSB ${ }^{1}$ <br> LSB <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> mV <br> mV <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB |
| THROUGHPUT Conversion Rate Transient Response | $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{VDD}=2.3 \mathrm{~V} \text { to } 4.5 \mathrm{~V} \\ & \text { Full-scale step } \end{aligned}$ |  |  | $\begin{aligned} & 250 \\ & 200 \\ & 1.8 \end{aligned}$ | kSPS kSPS $\mu \mathrm{s}$ |
| AC ACCURACY <br> Dynamic Range Signal-to-Noise <br> Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) <br> Intermodulation Distortion ${ }^{4}$ |  | $\begin{aligned} & 95.8 \\ & 94 \\ & 92 \\ & \\ & 94 \\ & 92 \end{aligned}$ | $\begin{aligned} & 96.5 \\ & 95.5 \\ & 92.5 \\ & -118 \\ & -118 \\ & 95.5 \\ & 36.5 \\ & 92.5 \\ & 115 \end{aligned}$ |  | $\mathrm{dB}^{3}$ <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |

[^1]
## AD7687

$\mathrm{VDD}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{VIO}=2.3 \mathrm{~V}$ to $\mathrm{VDD}, \mathrm{V}_{\mathrm{REF}}=\mathrm{VDD}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE <br> Voltage Range Load Current | $250 \mathrm{kSPS}, \mathrm{REF}=5 \mathrm{~V}$ | 0.5 |  | VDD +0.3 | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| SAMPLING DYNAMICS -3 dB Input Bandwidth Aperture Delay | $\mathrm{VDD}=5 \mathrm{~V}$ |  | $\begin{aligned} & 2 \\ & 2.5 \end{aligned}$ |  | MHz <br> ns |
| DIGITAL INPUTS <br> Logic Levels <br> VIL <br> $\mathrm{V}_{\mathrm{IH}}$ <br> IIL <br> $\mathrm{I}_{\mathrm{H}}$ |  | $\begin{aligned} & -0.3 \\ & 0.7 \times \mathrm{VIO} \\ & -1 \\ & -1 \end{aligned}$ |  | $\begin{aligned} & +0.3 \times \mathrm{VIO} \\ & \mathrm{VIO}+0.3 \\ & +1 \\ & +1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL OUTPUTS <br> Data Format Pipeline Delay $V_{\text {OL }}$ $\mathrm{V}_{\text {он }}$ | $\begin{aligned} & \mathrm{I}_{\text {SINK }}=+500 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=-500 \mu \mathrm{~A} \end{aligned}$ | Serial 16-bits twos complement Conversion results available immediately after completed conversion$0.4$$\text { VIO - } 0.3$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLIES <br> VDD <br> VIO <br> VIO Range <br> Standby Current ${ }^{1,2}$ <br> Power Dissipation | Specified performance <br> Specified performance <br> VDD and $\mathrm{VIO}=5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ <br> VDD $=2.5 \mathrm{~V}, 100 \mathrm{SPS}$ throughput <br> VDD $=2.5 \mathrm{~V}, 100 \mathrm{kSPS}$ throughput <br> VDD $=2.5 \mathrm{~V}, 200 \mathrm{kSPS}$ throughput <br> VDD $=5 \mathrm{~V}, 100 \mathrm{kSPS}$ throughput <br> VDD $=5 \mathrm{~V}, 250 \mathrm{kSPS}$ throughput | $\begin{aligned} & 2.3 \\ & 2.3 \\ & 1.8 \end{aligned}$ | 1 <br> 1.4 <br> 1.35 <br> 2.7 <br> 4 | $\begin{aligned} & 5.5 \\ & \text { VDD }+0.3 \\ & \text { VDD }+0.3 \\ & 50 \end{aligned}$ <br> 5.5 $12.5$ | V <br> V <br> V <br> nA <br> $\mu \mathrm{W}$ <br> mW <br> mW <br> mW <br> mW |
| TEMPERATURE RANGE ${ }^{3}$ Specified Performance | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

[^2]
## TIMING SPECIFICATIONS

$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{VIO}=2.3 \mathrm{~V}$ to 5.5 V or $\mathrm{VDD}+0.3 \mathrm{~V}$, whichever is the lowest, unless otherwise stated.
See Figure 3 and Figure 4 for load conditions.
Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time: CNV Rising Edge to Data Available | tconv | 0.5 |  | 2.2 | $\mu \mathrm{s}$ |
| Acquisition Time | $t_{\text {ace }}$ | 1.8 |  |  | $\mu \mathrm{s}$ |
| Time Between Conversions | tcyc | 4 |  |  | $\mu \mathrm{s}$ |
| CNV Pulse Width ( $\overline{C S}$ Mode) | $\mathrm{t}_{\text {cNuH }}$ | 10 |  |  | ns |
| SCK Period ( $\overline{C S}$ Mode) | $\mathrm{tsck}^{\text {ckin }}$ | 15 |  |  | ns |
| SCK Period (Chain Mode) | tsck |  |  |  |  |
| VIO Above 4.5 V |  | 17 |  |  | ns |
| VIO Above 3 V |  | 18 |  |  | ns |
| VIO Above 2.7 V |  | 19 |  |  | ns |
| VIO Above 2.3 V |  | 20 |  |  | ns |
| SCK Low Time | $\mathrm{tsckL}^{\text {che }}$ | 7 |  |  | ns |
| SCK High Time | $\mathrm{tsckH}^{\text {chen }}$ | 7 |  |  | ns |
| SCK Falling Edge to Data Remains Valid | thsoo | 5 |  |  | ns |
| SCK Falling Edge to Data Valid Delay | tosoo |  |  |  |  |
| VIO Above 4.5 V |  |  |  | 14 | ns |
| VIO Above 3 V |  |  |  | 15 | ns |
| VIO Above 2.7 V |  |  |  | 16 | ns |
| VIO Above 2.3 V |  |  |  | 17 | ns |
| CNV or SDI Low to SDO D15 MSB Valid ( $\overline{C S}$ Mode) | ten |  |  |  |  |
| VIO Above 4.5 V |  |  |  | 15 | ns |
| VIO Above 2.7 V |  |  |  | 18 | ns |
| VIO Above 2.3 V |  |  |  | 22 | ns |
| CNV or SDI High or Last SCK Falling Edge to SDO High Impedance ( $\overline{C S}$ Mode) | $\mathrm{t}_{\text {DIS }}$ |  |  | 25 | ns |
| SDI Valid Setup Time from CNV Rising Edge ( $\overline{C S}$ Mode) | tssoicnv | 15 |  |  | ns |
| SDI Valid Hold Time from CNV Rising Edge ( $\overline{C S}$ Mode) | thsoicnv | 0 |  |  | ns |
| SCK Valid Setup Time from CNV Rising Edge (Chain Mode) | tssckcnv | 5 |  |  | ns |
| SCK Valid Hold Time from CNV Rising Edge (Chain Mode) | thsckcnv | 5 |  |  | ns |
| SDI Valid Setup Time from SCK Falling Edge (Chain Mode) | tssolick | 3 |  |  | ns |
| SDI Valid Hold Time from SCK Falling Edge (Chain Mode) | thsolick | 4 |  |  | ns |
| SDI High to SDO High (Chain Mode with BUSY indicator) | tosbosol |  |  |  |  |
| VIO Above 4.5 V |  |  |  | 15 | ns |
| VIO Above 2.3 V |  |  |  | 26 | ns |

## AD7687

$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=2.3 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{VIO}=2.3 \mathrm{~V}$ to 4.5 V or $\mathrm{VDD}+0.3 \mathrm{~V}$, whichever is the lowest, unless otherwise stated.
See Figure 3 and Figure 4 for load conditions.
Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time: CNV Rising Edge to Data Available | tconv | 0.7 |  | 3.2 | $\mu \mathrm{s}$ |
| Acquisition Time | $\mathrm{tace}^{\text {a }}$ | 1.8 |  |  | $\mu \mathrm{s}$ |
| Time Between Conversions | tcrc | 5 |  |  | $\mu \mathrm{s}$ |
| CNV Pulse Width ( $\overline{C S}$ Mode) | $\mathrm{t}_{\text {cive }}$ | 10 |  |  | ns |
| SCK Period ( $\overline{C S}$ Mode ) | $\mathrm{tsck}^{\text {ck }}$ | 25 |  |  | ns |
| SCK Period ( Chain Mode) | tsck |  |  |  |  |
| VIO Above 3 V |  | 29 |  |  | ns |
| VIO Above 2.7 V |  | 35 |  |  | ns |
| VIO Above 2.3 V |  | 40 |  |  | ns |
| SCK Low Time | $\mathrm{t}_{\text {cckl }}$ | 12 |  |  | ns |
| SCK High Time | $\mathrm{t}_{\text {ck }}$ | 12 |  |  | ns |
| SCK Falling Edge to Data Remains Valid | thsoo | 5 |  |  | ns |
| SCK Falling Edge to Data Valid Delay | tosoo |  |  |  |  |
| VIO Above 3 V |  |  |  | 24 | ns |
| VIO Above 2.7 V |  |  |  | 30 | ns |
| VIO Above 2.3 V |  |  |  | 35 | ns |
| CNV or SDI Low to SDO D15 MSB Valid ( $\overline{C S}$ Mode) | ten |  |  |  |  |
| VIO Above 2.7 V |  |  |  | 18 | ns |
| VIO Above 2.3 V |  |  |  | 22 | ns |
| CNV or SDI High or Last SCK Falling Edge to SDO High Impedance ( $\overline{C S}$ Mode) | tois |  |  | 25 | ns |
| SDI Valid Setup Time from CNV Rising Edge ( $\overline{C S}$ Mode) | tssoicnv | 30 |  |  | ns |
| SDI Valid Hold Time from CNV Rising Edge ( $\overline{C S}$ Mode) | thsoicnv | 0 |  |  | ns |
| SCK Valid Setup Time from CNV Rising Edge (Chain Mode) | tssckcnv | 5 |  |  | ns |
| SCK Valid Hold Time from CNV Rising Edge (Chain Mode) | thsckcnv | 8 |  |  | ns |
| SDI Valid Setup Time from SCK Falling Edge (Chain Mode) | $\mathrm{t}_{\text {SSIISCK }}$ | 5 |  |  | ns |
| SDI Valid Hold Time from SCK Falling Edge (Chain Mode) | thsolick | 4 |  |  | ns |
| SDI High to SDO High (Chain Mode with BUSY indicator) | tosbosbl |  |  | 36 | ns |

## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :---: | :---: |
| Analog Inputs |  |
| $\mathrm{IN}+{ }^{1}, \mathrm{IN}-{ }^{1}$ | $\begin{aligned} & \mathrm{GND}-0.3 \mathrm{~V} \text { to } \mathrm{VDD}+0.3 \mathrm{~V} \\ & \text { or } \pm 130 \mathrm{~mA} \end{aligned}$ |
| REF | $\mathrm{GND}-0.3 \mathrm{~V}$ to VDD +0.3 V |
| Supply Voltages |  |
| VDD, VIO to GND | -0.3 V to +7 V |
| VDD to VIO | $\pm 7 \mathrm{~V}$ |
| Digital Inputs to GND | -0.3 V to $\mathrm{VIO}+0.3 \mathrm{~V}$ |
| Digital Outputs to GND | -0.3 V to $\mathrm{VIO}+0.3 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ Thermal Impedance | 200 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ (MSOP-10) |
| $\theta_{\text {jc }}$ Thermal Impedance | $44^{\circ} \mathrm{C} / \mathrm{W}$ (MSOP-10) |
| Lead Temperature Range | JEDEC J-STD-20 |

${ }^{1}$ See the Analog Input section.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Figure 3. Load Circuit for Digital Interface Timing


12V IF VIO ABOVE 2.5V, VIO-0.5V IF VIO BELOW 2.5V.
${ }^{2} 0.8 \mathrm{~V}$ IF VIO ABOVE $2.5 \mathrm{~V}, 0.5 \mathrm{~V}$ IF VIO BELOW 2.5 V .

Figure 4. Voltage Levels for Timing

## AD7687

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. 10-Lead MSOP Pin Configuration


Figure 6. 10-Lead QFN ${ }^{1}$ (LFCSP) Pin Configuration
${ }^{1}$ QFN package in development. Contact sales for samples and availability.

Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Function |
| :---: | :---: | :---: | :---: |
| 1 | REF | AI | Reference Input Voltage. The REF range is from 0.5 V to VDD. It is referred to the GND pin. This pin should be decoupled closely to the pin with a $10 \mu \mathrm{~F}$ capacitor. |
| 2 | VDD | P | Power Supply. |
| 3 | IN+ | AI | Differential Positive Analog Input. |
| 4 | IN- | AI | Differential Negative Analog Input. |
| 5 | GND | P | Power Supply Ground. |
| 6 | CNV | DI | Convert Input. This input has multiple functions. On its leading edge, it initiates the conversions and selects the interface mode, chain or $\overline{C S}$. In $\overline{\mathrm{CS}}$ mode, it enables the SDO pin when low. In chain mode, the data should be read when CNV is high. |
| 7 | SDO | DO | Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK. |
| 8 | SCK | DI | Serial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock. |
| 9 | SDI | DI | Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows: Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 16 SCK cycles. <br> $\overline{\mathrm{CS}}$ mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low, and if SDI or CNV is low when the conversion is complete, the BUSY indicator feature is enabled. |
| 10 | VIO | P | Input/Output Interface Digital Power. Nominally at the same supply as the host interface ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$, or 5 V ). |

${ }^{1} \mathrm{AI}=$ Analog Input, $\mathrm{DI}=$ Digital Input, $\mathrm{DO}=$ Digital Output, and $\mathrm{P}=$ Power.

## TERMINOLOGY

## Integral Nonlinearity Error (INL)

It refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs $1 / 2$ LSB before the first code transition. Positive full scale is defined as a level $11 / 2$ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (Figure 26).

## Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

## Zero Error

It is the difference between the ideal midscale voltage, that is, 0 V , from the actual voltage producing the midscale output code, that is, 0 LSB.

## Gain Error

The first transition (from $100 \ldots 00$ to $100 \ldots 01$ ) should occur at a level $1 / 2$ LSB above nominal negative full scale $(-4.999924 \mathrm{~V}$ for the $\pm 5 \mathrm{~V}$ range). The last transition (from $011 \ldots 10$ to $011 \ldots 11$ ) should occur for an analog voltage $11 / 2$ LSB below the nominal full scale ( +4.999771 V for the $\pm 5 \mathrm{~V}$ range.) The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels ( dB ), between the rms amplitude of the input signal and the peak spurious signal.

## Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ by the following formula

$$
E N O B=\left(S /[N+D]_{\mathrm{dB}}-1.76\right) / 6.02
$$

and is expressed in bits.

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB .

## Dynamic Range

It is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in dB .

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB .

## Signal-to-(Noise + Distortion) Ratio (S/[N+D])

$\mathrm{S} /(\mathrm{N}+\mathrm{D})$ is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ is expressed in dB .

## Aperture Delay

Aperture delay is the measure of the acquisition performance. It is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

## Transient Response

It is the time required for the ADC to accurately acquire its input after a full-scale step function was applied.

## AD7687

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Integral Nonlinearity vs. Code


Figure 8. Histogram of a DC Input at the Code Center


Figure 9. FFT Plot


Figure 10. Differential Nonlinearity vs. Code


Figure 11. Histogram of a DC Input at the Code Center


Figure 12. FFT Plot


Figure 13. $S N R, S /(N+D)$, and $E N O B$ vs. Reference Voltage


Figure 14. $S /(N+D)$ vs. Frequency


Figure 15. SNR vs. Temperature


Figure 16. THD, SFDR vs. Reference Voltage


Figure 17. THD vs. Frequency


Figure 18. THD vs. Temperature


Figure 19. SNR vs. Input Level


Figure 20. Operating Currents vs. Supply


Figure 21. Power-Down Currents vs. Temperature


Figure 22. Operating Currents vs. Temperature


Figure 23. Offset and Gain Error vs. Temperature


Figure 24. tDSDO Delay vs. Capacitance Load and Supply


Figure 25. ADC Simplified Schematic

## CIRCUIT INFORMATION

The AD7687 is a fast, low power, single-supply, precise 16-bit ADC using a successive approximation architecture.

The AD7687 is capable of converting 250,000 samples per second ( 250 kSPS ) and powers down between conversions. When operating at 100 SPS, for example, it typically consumes $1.35 \mu \mathrm{~W}$, which is ideal for battery-powered applications.

The AD7687 provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple multiplexed channel applications.

The AD7687 is specified from 2.3 V to 5.5 V and can be interfaced to any of the 1.8 V to 5 V digital logic family. It is housed in a 10 -lead MSOP or a tiny 10 -lead QFN ${ }^{1}$ (LFCSP) that combines space savings and allows flexible configurations.

It is pin-for-pin-compatible with the AD7685, AD7686, and AD7688.
${ }^{1}$. QFN package in development. Contact sales for samples and availability.

## CONVERTER OPERATION

The AD7687 is a successive approximation ADC based on a charge redistribution DAC. Figure 25 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the $\mathrm{IN}+$ and IN - inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs $\mathrm{IN}+$ and IN - captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary weighted voltage steps ( $\mathrm{V}_{\text {REF }} / 2, \mathrm{~V}_{\text {REF }} / 4 \ldots \mathrm{~V}_{\text {REF }} / 65536$ ). The control logic toggles these switches, starting with the MSB, in order to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase and the control logic generates the ADC output code and a BUSY signal indicator.

Because the AD7687 has an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

## AD7687

## Transfer Functions

The ideal transfer characteristic for the AD7687 is shown in Figure 26 and Table 8.


Figure 26. ADC Ideal Transfer Function
Table 8. Output Codes and Ideal Input Voltages

| Description | Analog Input <br> $\mathbf{V}_{\text {REF }}=\mathbf{5} \mathbf{~ V}$ | Digital Output Code Hexa |
| :--- | :--- | :--- |
| FSR -1 LSB | +4.999847 V | $7 \mathrm{FFF}^{1}$ |
| Midscale + 1 LSB | $+152.6 \mu \mathrm{~V}$ | 0001 |
| Midscale | 0 V | 0000 |
| Midscale -1 LSB | $-152.6 \mu \mathrm{~V}$ | FFFF |
| - FSR + 1 LSB | -4.999847 V | 8001 |
| - FSR | -5 V | $8000^{2}$ |

${ }^{1}$. This is also the code for an overranged analog input ( $\mathrm{V}_{\text {IN }_{+}-}-\mathrm{V}_{\text {IN }-}$ above $\mathrm{V}_{\text {REF }}-$ $V_{\text {Gnd }}$ ).
2. This is also the code for an underranged analog input $\left(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathbb{I N}-}\right.$ below $-\mathrm{V}_{\text {REF }}$ $+V_{\text {Gnd }}$ ).


1SEE REFERENCE SECTION FOR REFERENCE SELECTION.
${ }^{2} \mathrm{C}_{\text {REF }}$ IS USUALLY A 10 F CERAMIC CAPACITOR (X5R).
${ }^{3}$ SEE DRIVER AMPLIFIER CHOICE SECTION.
${ }^{4}$ OPPTIONAL FILTER. SEE ANALOG INPUT SECTION.
${ }^{5}$ SEE DIGITAL INTERFACE FOR MOST CONVENIENT INTERFACE MODE.
Figure 27. Typical Application Diagram with Multiple Supplies

## ANALOG INPUT

Figure 28 shows an equivalent circuit of the input structure of the AD7687.

The two diodes, D1 and D2, provide ESD protection for the analog inputs $\mathrm{IN}+$ and $\mathrm{IN}-$. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V because this causes these diodes to begin to forwardbias and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from VDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.


Figure 28. Equivalent Analog Input Circuit
The analog input structure allows the sampling of the true differential signal between IN+ and IN-. By using these differential inputs, signals common to both inputs are rejected, as shown in Figure 29, which represents the typical CMRR over frequency.


Figure 29. Analog Input CMRR vs. Frequency

During the acquisition phase, the impedance of the analog inputs (IN+ or IN-) can be modeled as a parallel combination of capacitor, $\mathrm{C}_{\text {PIN }}$, and the network formed by the series connection of $\mathrm{R}_{\mathrm{IN}}$ and $\mathrm{C}_{\mathrm{IN}}$. $\mathrm{C}_{\text {PIN }}$ is primarily the pin capacitance. $\mathrm{R}_{\mathrm{IN}}$ is typically $3 \mathrm{k} \Omega$ and is a lumped component made up of some serial resistors and the on resistance of the switches. $\mathrm{C}_{\mathrm{IN}}$ is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to Cpin. Rin and Cin make a 1-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise.

When the source impedance of the driving circuit is low, the AD7687 can be driven directly. Large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency, as shown in Figure 30.


Figure 30. THD vs. Analog Input Frequency and Source Resistance

## AD7687

## DRIVER AMPLIFIER CHOICE

Although the AD7687 is easy to drive, the driver amplifier needs to meet the following requirements:

- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7687. Note that the AD7687 has a noise much lower than most of the other 16-bit ADCs and, therefore, can be driven by a noisier op amp while preserving the same or better system performance. The noise coming from the driver is filtered by the AD7687 analog input circuit 1-pole, low-pass filter made by $\mathrm{R}_{\mathbb{I N}}$ and $\mathrm{C}_{\mathrm{IN}}$ or by the external filter, if one is used. Because the typical noise of the AD7687 is $53 \mu \mathrm{~V}$ rms, the SNR degradation due to the amplifier is

$$
S N R_{\text {LOSS }}=20 \log \left(\frac{53}{53^{2}+\frac{\pi}{2} f_{-3 \mathrm{~dB}}\left(2 N e_{N}\right)^{2}}\right)
$$

where:
$f_{-3 d B}$ is the input bandwidth in MHz of the AD7687
( 2 MHz ) or the cutoff frequency of the input filter, if one is used.
$N$ is the noise gain of the amplifier (for example, +1 in buffer configuration).
$e_{N}$ is the equivalent input noise voltage of the op amp, in $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$.

- For ac applications, the driver should have a THD performance commensurate with the AD7687. Figure 17 shows the THD vs. frequency that the driver should exceed.
- For multichannel multiplexed applications, the driver amplifier and the AD7687 analog input circuit must settle a full-scale step onto the capacitor array at a 16 -bit level ( $0.0015 \%, 15 \mathrm{ppm}$ ). In the amplifier's data sheet, settling at $0.1 \%$ to $0.01 \%$ is more commonly specified. This could differ significantly from the settling time at a 16 -bit level and should be verified prior to driver selection.

Table 9. Recommended Driver Amplifiers.

| Amplifier | Typical Application |
| :--- | :--- |
| AD8021 | Very low noise and high frequency |
| AD8022 | Low noise and high frequency |
| OP184 | Low power, low noise, and low frequency |
| AD8605, AD8615 | 5 V single-supply, low power |
| AD8519 | Small, low power and low frequency |
| AD8031 | High frequency and low power |

## SINGLE-TO-DIFFERENTIAL DRIVER

For applications using a single-ended analog signal, either bipolar or unipolar, a single-ended-to-differential driver allows for a differential input into the part (see Figure 31 for the schematic). When provided a single-ended input signal, this configuration produces a differential $\pm V_{\text {REF }}$ with midscale at $\mathrm{V}_{\text {Ref }} / 2$.


Figure 31. Single-Ended-to-Differential Driver Circuit

## VOLTAGE REFERENCE INPUT

The AD7687 voltage reference input, REF, has a dynamic input impedance and should therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source, for example, a reference buffer using the AD8031 or the AD8605, a $10 \mu \mathrm{~F}$ (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.

If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a $22 \mu \mathrm{~F}$ (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift ADR43x reference.

If desired, smaller reference decoupling capacitor values down to $2.2 \mu \mathrm{~F}$ can be used with a minimal impact on performance, especially DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF ) between the REF and GND pins.

## POWER SUPPLY

The AD7687 is specified over a wide operating range of 2.3 V to 5.5 V. Unlike other low voltage converters, it has a low enough noise to design a 16 -bit resolution system with low supply and respectable performance. It uses two power supply pins: a core supply VDD and a digital input/output interface supply VIO. VIO allows direct interface with any logic between 1.8 V and VDD. To reduce the supplies needed, the VIO and VDD can be tied together. The AD7687 is independent of power supply sequencing between VIO and VDD. Additionally, it is very
insensitive to power supply variations over a wide frequency range, as shown in Figure 32, which represents PSRR over frequency.


Figure 32. PSRR vs. Frequency
The AD7687 powers down automatically at the end of each conversion phase and, therefore, the power scales linearly with the sampling rate, as shown in Figure 33. This makes the part ideal for low sampling rate (even a few Hz ) and low batterypowered applications.


Figure 33. Operating Currents vs. Sampling Rate

## SUPPLYING THE ADC FROM THE REFERENCE

For simplified applications, the AD7687, with its low operating current, can be supplied directly using the reference circuit shown in Figure 34. The reference line can be driven by either:

- The system power supply directly
- A reference voltage with enough current output capability, such as the ADR43x
- A reference buffer, such as the AD8031, which can also filter the system power supply, as shown in Figure 34


Figure 34. Example of Application Circuit

## DIGITAL INTERFACE

Though the AD7687 has a reduced number of pins, it offers flexibility in its serial interface modes.

The AD7687, when in $\overline{\mathrm{CS}}$ mode, is compatible with SPI, QSPI, digital hosts, and DSPs, for example, Blackfin ${ }^{\ominus}$ ADSP-BF53x or ADSP-219x. This interface can use either 3-wire or 4-wire. A 3wire interface using the CNV, SCK, and SDO signals minimizes wiring connections useful, for instance, in isolated applications. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This is useful in low jitter sampling or simultaneous sampling applications.

The AD7687, when in chain mode, provides a daisy chain feature using the SDI input for cascading multiple ADCs on a single data line similar to a shift register.

The mode in which the part operates depends on the SDI level when the CNV rising edge occurs. The $\overline{\mathrm{CS}}$ mode is selected if SDI is high and the chain mode is selected if SDI is low. The SDI hold time is such that when SDI and CNV are connected together, the chain mode is always selected.

In either mode, the AD7687 offers the flexibility to optionally force a start bit in front of the data bits. This start bit can be used as a BUSY signal indicator to interrupt the digital host and trigger the data reading. Otherwise, without a BUSY indicator, the user must time out the maximum conversion time prior to readback.

The BUSY indicator feature is enabled as:

- In the $\overline{\mathrm{CS}}$ mode, if CNV or SDI is low when the ADC conversion ends (Figure 38 and Figure 42).
- In the chain mode, if SCK is high during the CNV rising edge (Figure 46).


## AD7687

## CS MODE 3-WIRE, NO BUSY INDICATOR

This mode is usually used when a single AD7687 is connected to an SPI-compatible digital host. The connection diagram is shown in Figure 35 and the corresponding timing is given in Figure 36.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the $\overline{\mathrm{CS}}$ mode, and forces SDO to high impedance. Once a conversion is initiated, it continues to completion irrespective of the state of CNV. For instance, it could be useful to bring CNV low to select other SPI devices, such as analog multiplexers, but CNV must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7687 enters the acquisition phase and powers down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used
to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the 16th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance.


Figure 35. $\overline{C S}$ Mode 3-Wire, No BUSY Indicator Connection Diagram (SDI High)


Figure 36. $\overline{C S}$ Mode 3-Wire, No BUSY Indicator Serial Interface Timing (SDI High)

## CS MODE 3-WIRE WITH BUSY INDICATOR

This mode is usually used when a single AD7687 is connected to an SPI-compatible digital host having an interrupt input.

The connection diagram is shown in Figure 37 and the corresponding timing is given in Figure 38.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the $\overline{\mathrm{CS}}$ mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion irrespective of the state of CNV. Prior to the minimum conversion time, CNV could be used to select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7687 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or when CNV goes high, whichever is earlier, SDO returns to high impedance.

If multiple AD7687s are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended to keep this contention as short as possible to limit extra power dissipation.


Figure 37. $\overline{C S}$ Mode 3-Wire with BUSY Indicator Connection Diagram (SDI High)


Figure 38. $\overline{C S}$ Mode 3-Wire with BUSY Indicator Serial Interface Timing (SDI High)

## AD7687

## CS MODE 4-WIRE, NO BUSY INDICATOR

This mode is usually used when multiple AD7687s are connected to an SPI-compatible digital host.

A connection diagram example using two AD7687s is shown in Figure 39 and the corresponding timing is given in Figure 40.

With SDI high, a rising edge on CNV initiates a conversion, selects the $\overline{\mathrm{CS}}$ mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7687 enters the acquisition phase and powers down. Each ADC result can be read by bringing low its SDI input which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the 16th SCK falling edge, or when SDI goes high, whichever is earlier, SDO returns to high impedance and another AD7687 can be read.


Figure 39. $\overline{C S}$ Mode 4-Wire, No BUSY Indicator Connection Diagram


Figure 40. $\overline{C S}$ Mode 4-Wire, No BUSY Indicator Serial Interface Timing

## $\overline{C S}$ MODE 4-WIRE WITH BUSY INDICATOR

This mode is usually used when a single AD7687 is connected to an SPI-compatible digital host, which has an interrupt input, and it is desired to keep CNV, which is used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired.

The connection diagram is shown in Figure 41 and the corresponding timing is given in Figure 42.

With SDI high, a rising edge on CNV initiates a conversion, selects the $\overline{\mathrm{CS}}$ mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, but SDI must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data readback controlled by
the digital host. The AD7687 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or SDI going high, whichever is earlier, the SDO returns to high impedance.


Figure 41. $\overline{C S}$ Mode 4-Wire with BUSY Indicator Connection Diagram


Figure 42. $\overline{C S}$ Mode 4-Wire with BUSY Indicator Serial Interface Timing

## AD7687

## CHAIN MODE, NO BUSY INDICATOR

This mode can be used to daisy chain multiple AD7687s on a 3wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using two AD7687s is shown in Figure 43 and the corresponding timing is given in Figure 44.

When SDI and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion, selects the chain mode, and disables the BUSY indicator. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output
onto SDO and the AD7687 enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are then clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times \mathrm{N}$ clocks are required to readback the N ADCs. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently more AD7687s in the chain, provided the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time. For instance, with a 3 ns digital host set-up time and 3 V interface, up to eight AD7687s running at a conversion rate of 220 kSPS can be daisy-chained on a 3-wire port.


Figure 43. Chain Mode, No BUSY Indicator Connection Diagram


Figure 44. Chain Mode, No BUSY Indicator Serial Interface Timing

## CHAIN MODE WITH BUSY INDICATOR

This mode can also be used to daisy-chain multiple AD7687s on a 3-wire serial interface while providing a BUSY indicator. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using three AD7687s is shown in Figure 45 and the corresponding timing is given in Figure 46.

When SDI and CNV are low, SDO is driven low. With SCK high, a rising edge on CNV initiates a conversion, selects the chain mode, and enables the BUSY indicator feature. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their conversions, the nearend ADC ( ADC C in

Figure 45) SDO is driven high. This transition on SDO can be used as a BUSY indicator to trigger the data readback controlled by the digital host. The AD7687 then enters the acquisition phase and powers down. The data bits stored in the internal shift register are then clocked out, MSB first, by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times \mathrm{N}+$ 1 clocks are required to readback the N ADCs. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and consequently more AD7687s in the chain, provided the digital host has an acceptable hold time. For instance, with a 3 ns digital host setup time and 3 V interface, up to eight AD7687s running at a conversion rate of 220 kSPS can be daisy-chained to a single 3-wire port.


Figure 45. Chain Mode with BUSY Indicator Connection Diagram


Figure 46. Chain Mode with BUSY Indicator Serial Interface Timing

## AD7687

## APPLICATION HINTS

## LAYOUT

The printed circuit board that houses the AD7687 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7687, with all its analog signals on the left side and all its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7687 is used as a shield. Fast switching signals, such as CNV or clocks, should never run near analog signal paths. Crossover of digital and analog signals should be avoided

At least one ground plane should be used. It could be common or split between the digital and analog sections. In the latter case, the planes should be joined underneath the AD7687s.

The AD7687 voltage reference input REF has a dynamic input impedance and should be decoupled with minimal parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, and ideally right up against, the REF and GND pins and connecting it with wide, low impedance traces.

Finally, the power supplies VDD and VIO of the AD7687 should be decoupled with ceramic capacitors (typically 100 nF ) placed close to the AD7687 and connected using short and wide traces to provide low impedance paths and reduce the effect of glitches on the power supply lines.

An example of layout following these rules is shown in Figure 47 and Figure 48.

## EVALUATING THE AD7687'S PERFORMANCE

Other recommended layouts for the AD7687 are outlined in the documentation of the evaluation board for the AD7687 (EVAL-AD7687). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD3.


Figure 47. Example of Layout of the AD7687 (Top Layer)


Figure 48. Example of Layout of the AD7687 (Bottom Layer)

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA
Figure 49.10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters


Figure 50. 10-Lead Lead Frame Chip Scale Package [QFN¹ (LFCSP_WD)]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body, Very Very Thin, Dual Lead (CP-10-9)
Dimensions shown in millimeters
${ }^{1}$ QFN package in development. Contact sales for samples and availability.

## AD7687

ORDERING GUIDE

| Model | Integral <br> Nonlinearity | Temperature Range | Transport Media, <br> Quantity | Package <br> Description | Package <br> Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD7687BRM | $\pm 1.5 \mathrm{LSB} \max$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Tube, 50 | $10-$ Lead MSOP | RM- 10 | $\mathrm{CO3}$ |
| AD7687BRMRL7 | $\pm 1.5 \mathrm{LSB} \max$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Reel, 1,000 | 10 -Lead MSOP | RM-10 | C03 |
| EVAL-AD7687CB $^{1}$ |  |  |  | Evaluation Board <br> Controller Board <br> CVAL-CONTROL BRD2 |  |  |
| EVAL-CONTROL BRD3 $^{2}$ |  |  |  | Controller Board |  |  |

[^3]$\square$
NOTES

## AD7687

## NOTES


[^0]:    ${ }^{1}$ QFN package in development. Contact sales for samples and availability.

[^1]:    ${ }^{1} \mathrm{LSB}$ means least significant bit. With the $\pm 5 \mathrm{~V}$ input range, one LSB is $152.6 \mu \mathrm{~V}$.
    ${ }^{2}$ See the Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference.
    ${ }^{3}$ All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.
    ${ }^{4} \mathrm{f}_{\mathrm{N} 1}=21.4 \mathrm{kHz}, \mathrm{f}_{\mathrm{N} 2}=18.9 \mathrm{kHz}$, each tone at -7 dB below full-scale.

[^2]:    ${ }^{1}$ With all digital inputs forced to VIO or GND as required.
    ${ }^{2}$ During acquisition phase.
    ${ }^{3}$ Contact sales for extended temperature range.

[^3]:    ${ }^{1}$ This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes.
    ${ }^{2}$ These boards allow a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

